The process of deciding where to place components on a chip to meet design constraints and performance goals.